

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/643,758	08/18/2003	Kitrick Sheets	1376.729US1	3924	
21186 75	590 08/15/2006		EXAMINER		
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.			TSAI, SHENG JEN		
P.O. BOX 2938 MINNEAPOLIS, MN 55402			ART UNIT	PAPER NUMBER	
			2186		
			DATE MAILED: 08/15/2000	6	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/643,758	SHEETS ET AL.				
Office Action Summary	Examiner	Art Unit				
	Sheng-Jen Tsai	2186				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet v	vith the correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA. Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUN 36(a). In no event, however, may a vill apply and will expire SIX (6) MC , cause the application to become A	ICATION. a reply be timely filed ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 10 Ju	<u>ıly 2006</u> .					
<i>'</i> =	This action is FINAL . 2b)⊠ This action is non-final.					
3) Since this application is in condition for allowar	•	•				
closed in accordance with the practice under E	x parte Quayle, 1935 C.	D. 11, 453 O.G. 213.				
Disposition of Claims						
4) Claim(s) 1-17 is/are pending in the application.						
4a) Of the above claim(s) is/are withdraw	wn from consideration.					
5) Claim(s) is/are allowed.						
6) Claim(s) <u>1-17</u> is/are rejected.		·				
7) Claim(s) is/are objected to.	r alastian raquirament					
8) Claim(s) are subject to restriction and/o	r election requirement.					
Application Papers						
9)☐ The specification is objected to by the Examine	r.					
10) ☐ The drawing(s) filed on is/are: a) ☐ acce	epted or b) Objected to	by the Examiner.				
Applicant may not request that any objection to the	• • • • • • • • • • • • • • • • • • • •	, ,				
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex						
Priority under 35 U.S.C. § 119						
12) ☐ Acknowledgment is made of a claim for foreign a) ☐ All b) ☐ Some * c) ☐ None of:	priority under 35 U.S.C.	§ 119(a)-(d) or (f).				
	1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority document						
3. Copies of the certified copies of the prior application from the International Bureau		n received in this National Stage				
* See the attached detailed Office action for a list		at received				
Attachment(s)						
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)		Summary (PTO-413) o(s)/Mail Date				
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date		Informal Patent Application (PTO-152)				

Application/Control Number: 10/643,758 Page 2

Art Unit: 2186

DETAILED ACTION

1. This Office Action is taken in response to Applicants' Request for Continued Examination (RCE) filed on July 10, 2006 regarding application 10,643,758 filed on August 18, 2003.

Claims 1, 4, 6, 9 and 11 have been amended.Claims 1-17 are pending for consideration.

3. Response to Remarks and Amendments

Applicants' amendments and remarks have been fully and carefully considered.

Independent claims 1, 4, 6, 9 and 11 have been amended to include the new limitation of "the virtual address generated by the application executing on the node includes a node number; ..."

In response to the amendments, a new ground of claim analysis, based on a new reference (Scott et al., US 6,925,547) in combination with the previously relied on reference (Schimmel, US 6,105,113) has been embarked. Refer to the corresponding sections of claim analysis for details.

Double Patenting

4. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA

1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

5. Claims 1-2, 4, 6, 8-9 and 11 are rejected under the judicially created doctrine of anticipation-type double patenting as being anticipated by claims 1-35 of US patent 6,922,766 (Scott, "Remote Translation Mechanism for a Multi-Node System"), as shown in the following table. Although not all of the conflicting claims are exactly identical, they are extremely similar and are not patentably distinct from each other as explained in the "explanation" column of the table below:

6,922,766	10/643,758	EXPLANATION
1, 2, 7 and 12	1	Both describe similar components with similar features/functions: virtual address space translation, Remote Translation Table (RTT), the virtual address generated includes a node number field
15	2	Both recite that the local address space is provided by a Translation Look-aside Buffer (TLB)
2 and 25-29	4	Both describe similar components with similar features/functions: processor, memory, RTT, address translation, the virtual address generated includes a node number field
1, 2, 7 and 12	6	Both describe similar components with similar features/functions: virtual address space translation, Remote Translation Table (RTT), the virtual address generated includes a node number field
15	8	Both recite that the local address space is provided by a Translation Look-aside Buffer (TLB)
2 and 25-29	9	Both describe similar components with similar features/functions: processor, memory, RTT, address translation, the virtual address generated includes a node number field
1-3	11	Both describe similar components with similar features/functions: network, virtual address space translation, Remote Translation Table (RTT), the virtual address generated includes a node number field

Application/Control Number: 10/643,758 Page 4

Art Unit: 2186

6. Claims 1-2, 4, 6, 8-9 and 11 are provisionally rejected under the judicially created doctrine of anticipation-type double patenting as being anticipated by claims 1-15 of copending US patent application No. 10/643,588 (Sheets, "Sharing Memory within an Application Using Scalable Hardware Resources"), as shown in the following table. Although not all of the conflicting claims are exactly identical, they are extremely similar and are not patentably distinct from each other as explained in the "explanation" column of the table below:

6,922,766	10/643,758	EXPLANATION	
1, 3	1	Both describe similar components with similar features/functions: virtual address space translation, Remote Translation Table (RTT), the virtual address generated includes a node number field	
1	2	Both recite that the local address space is provided by a Translation Look-aside Buffer (TLB)	
6, 8	4	Both describe similar components with similar features/functions: processor, memory, RTT, address translation, the virtual address generated includes a node number field	
1, 3	6	Both describe similar components with similar features/functions: virtual address space translation, Remote Translation Table (RTT), the virtual address generated includes a node number field	
1, 6	8	Both recite that the local address space is provided by a Translation Look-aside Buffer (TLB)	
6, 8	9	Both describe similar components with similar features/functions: processor, memory, RTT, address translation, the virtual address generated includes a node number field	
1, 6, 11	11	Both describe similar components with similar features/functions: network, virtual address space translation, Remote Translation Table (RTT), the virtual address generated includes a node number field	

Claim Rejections - 35 USC § 103

- 7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 103 that form the basis for the rejections under this section made in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 1-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Schimmel (US 6,105,113), and in view of Scott et al. (US 6,925,547).

As to claim 1, Schimmel discloses a method of accessing shared memory in a computer system having a plurality of nodes [System and Method for Maintaining Translation Look-aside Buffer (TLB) Consistency (title); figure 3 shows a Distributed Shared Memory (DSM) system], including a first node [any node in figure 3 may be the first node], wherein each node includes a processor and local memory [figure 3], the method comprising:

distributing an application across the plurality of nodes [the present invention can be implemented on any computer system that employs virtual memory. Thus, the present invention can be implemented in both uni-processor environments and multiple processor environments. The present invention is especially useful in shared memory, multi-processor systems where page migration occurs. Shared memory systems that benefit from the present invention include centralized shared memory systems, such as, symmetric multiple processor (SMP) systems and distributed shared memory (DSM) systems. The present invention can be employed to maintain consistency for any number of TLBs in a system (column 4, lines 32-43)];

building an application virtual address space [in a <u>virtual memory scheme</u>, each process that is allocated a block of physical memory is also provided with a set of translations for translating virtual addresses to assigned physical addresses of the allocated block ... (column 1, lines 24-46)], wherein building an application virtual address space includes:

building a local virtual address space for the application in each of the plurality of nodes, wherein the local virtual address space translates a virtual address

generated by the application executing on that node to a physical address in local memory for that node [by distributing physical or main memory 328-342] throughout DSM 310, each processing node 350-364 can include a portion of main memory. This physical proximity between processor and memory reduces memory latency with respect to the processor and memory within a processing node. DSM 310 is preferably configured so that data which is accessed most frequently by a particular processing node is placed in the portion of main memory within the processing node. If that data is subsequently accessed more frequently by a processor in another processing node, the data is migrated, or moved, to a portion of main memory within the other processing node (column 7, lines 30-42); in operation, when a CPU requires a physical memory address that is associated with a virtual memory address, the CPU first searches the virtual address tag of the TLB table. If a valid translation is not found in the TLB table, the translation is retrieved from a cache or from main memory and a copy of the translation is placed in the TLB table (column 4, lines 8-13)]; and the virtual address generated by the application executing on the node includes a node number [this limitation is taught by Scott et al., see below]; and exporting the local virtual address space for each node to a Remote Translation Table (RTT) associated with that node [in a virtual memory scheme, each process that is allocated a block of physical memory is also provided with a set of translations for translating virtual addresses to assigned physical addresses of the allocated block. Each set of translations can be stored in, for example, a page table. A page table can be associated with a specific user or shared by multiple users (column 1, lines 24-31);

figure 8 shows the RTT table; column 3, lines 42-62]; wherein exporting includes requesting, at a processor within each node, that the operating system load the RTT from the local address space of its respective node and requesting that the operating system enable remote translation [whenever a translation in TLB 718 is to be invalidated, CPU 714 or the operating system must be interrupted in order to execute the invalidation (column 9, lines 65-67); a copy of the translation is also placed in TLB 718. Later, when CPU 714 requires a translation, CPU 714 or an operating system searches TLB 718. If the translation is not found in TLB 718 (i.e., a TLB "miss"), the desired translation can be loaded from the page tables in memory by hardware, software, firmware, or any combination thereof (column 9, lines 22-28); an operating system that controls processor and cache node 410 can map virtual memory, as discussed above in FIGS. 5 and 6, where virtual memory addresses 512 are mapped to physical addresses 516 (column 11, lines 52-54); in step 912, the operating system generates virtual memory address-to-physical memory address translations for the mapped data. For example, a page table, such as page table 610 can be generated for a process that is provided with mapped memory. The page table can be for the exclusive use of one user or can be shared by multiple users (column 11, lines 59-64); the operation can be performed solely by the CPU, solely by an operating system (not shown) that controls the CPU or by a combination of the CPU and the operating system (column 10, lines 39-42); the PTE for page 0x10 can be found by simply looking at index 0x10 in the page table array. The starting address of the array

itself is maintained by the operating system in such a way that it is easy to find (column 8, lines 40-44)]; and

performing a memory reference to a memory location in the application virtual address space, if the node number is not local node number; wherein performing a memory reference to a memory location in the application virtual address space includes translating the node number of the application virtual address into a node address associated with the first node and translating bits of the application virtual address using the RTT associated with the first node [in operation, when a CPU requires a physical memory address that is associated with a virtual memory address, the CPU first searches the virtual address tag of the TLB table. If a valid translation is not found in the TLB table, the translation is retrieved from a cache or from main memory and a copy of the translation is placed in the TLB table (column 4, lines 8-13); column 7, lines 50-67; column 8, lines 1-67].

Regarding claim 1, Schimmel does not explicitly mention that the virtual address generated by the application executing on the node includes a node number.

However, it should be noted that Schimmel's invention is directed toward virtual memory address translation in a Distributed Shared Memory (DSM) system where each processing node has a portion of distributed shared memory [figure 3, column 6, lines 63-65]. In such a system, when a processing node tries to access a memory portion that is not located at its own node it must find out which processing node the target memory is located: Thus, the node number, or the identity of the node having the

target memory is implied in Schimmel's invention, otherwise a processing node would not be able to access memory portions that are distributed to other processing nodes.

Further, Scott et al. disclose in their invention "Remote Address Translation in a Multiprocessor System" a method of performing remote, virtual address translation where the virtual address generated by the application executing on the node includes a node number [According to one aspect of the invention, a method of performing remote address translation in a multiprocessor system includes determining a virtual address at a local node, accessing a local connection table at the local node to produce a system node identifier for a remote node, communicating the virtual address to the remote node, and translating the virtual address to a physical address at the remote node. The translation may include matching the virtual address with an entry of a translation-lookaside buffer at the remote node, and may also use a remote address space number as a qualification or validation for the match (column 2, lines 65-67; column 3, lines 1-9)].

Therefore, it would have been obvious for one of ordinary skills in the art at the time of Applicants' invention to recognize that the node identifier (i.e., node ID number) is inherently needed for virtual address translation in a multi-node, distributed shared memory environment, as implied by Schimmel and explicitly taught by Scott et al., thus lacking patentable significance.

As to claim 2, Schimmel teaches that **the local address space is read from a**Translation Look-aside Buffer (TLB) [figure 8; column 3, lines 42-62].

As to claim 3, In order for the remote translation mechanism disclosed by Schimmel to work and function properly, it is inherent that the RTT at all the nodes be initialized and synchronized first before any reference to a memory location resides at a remote node can be served. Without the initialization and synchronization, the RTT may not have the correct information to reach the correct memory location.

As to claim 4, Schimmel teaches a system comprising:

a plurality of nodes [figure 3], each node including:

one or more processors [figure 3];

a memory [figure 3]; and

a memory controller operatively coupled to the memory and the one or more processors [figure 3 shows the cache coherency directory], wherein the memory controller includes a Remote Translation Table (RTT) [figure 8 shows the RTT table; column 3, lines 42-62], wherein the RTT translates a virtual address received as part of a memory request received from another node into a memory request with physical addresses into the memory on the node associated with the RTT [in operation, when a CPU requires a physical memory address that is associated with a virtual memory address, the CPU first searches the virtual address tag of the TLB table. If a valid translation is not found in the TLB table, the translation is retrieved from a cache or from main memory and a copy of the translation is placed in the TLB table (column 4, lines 8-13); column 7, lines 50-67; column 8, lines 1-67]; further wherein the RTT is initialized upon the start of a process associated with an application by building virtual to physical address translations for local

virtual address space in the node corresponding to the application [In order for the remote translation mechanism disclosed by Schimmel to work and function properly, it is inherent that the RTT at all the nodes be initialized and synchronized first before any reference to a memory location resides at a remote node can be served. Without the initialization and synchronization, the RTT may not have the correct information to reach the correct memory location], wherein a virtual address includes a node number of the node [refer to the explanation provided in "As to claim 1"], and exporting the virtual to physical address translations for the local virtual address space from the node to the Remote Translation Table (RTT) associated with that node [in a virtual memory scheme, each process that is allocated a block of physical memory is also provided with a set of translations for translating virtual addresses to assigned physical addresses of the allocated block. Each set of translations can be stored in, for example, a page table. A page table can be associated with a specific user or shared by multiple users (column 1, lines 24-31); figure 8 shows the RTT table; column 3, lines 42-62].

As to claim 5, In order for the remote translation mechanism disclosed by Schimmel to work and function properly, it is inherent that the RTT at all the nodes be initialized and synchronized first before any reference to a memory location resides at a remote node can be served. Without the initialization and synchronization, the RTT may not have the correct information to reach the correct memory location.

As to claim 6, refer to "As to claim 1."

As to claim 7, refer to "As to claim 3."

Application/Control Number: 10/643,758

Art Unit: 2186

As to claim 8, refer to "As to claim 2."

As to claim 9, refer to "As to claim 1" and "As to claim 4."

As to claim 10, refer to "As to claim 3."

As to claim 11, refer to "As to claim 1" and "As to claim 4." Further, figure 3 shows a network as part of the system.

As to claim 12, Schimmel teaches that requesting the operating system enable remote translation passes control of the RTT to the operating system [whenever a translation in TLB 718 is to be invalidated, CPU 714 or the operating system must be interrupted in order to execute the invalidation (column 9, lines 65-67); a copy of the translation is also placed in TLB 718. Later, when CPU 714 requires a translation, CPU 714 or an operating system searches TLB 718. If the translation is not found in TLB 718 (i.e., a TLB "miss"), the desired translation can be loaded from the page tables in memory by hardware, software, firmware, or any combination thereof (column 9, lines 22-28); an operating system that controls processor and cache node 410 can map virtual memory, as discussed above in FIGS. 5 and 6, where virtual memory addresses 512 are mapped to physical addresses 516 (column 11, lines 52-54); in step 912, the operating system generates virtual memory address-to-physical memory address translations for the mapped data. For example, a page table, such as page table 610 can be generated for a process that is provided with mapped memory. The page table can be for the exclusive use of one user or can be shared by multiple users (column 11, lines 59-64); the operation can be performed solely by the CPU, solely by an operating system (not shown) that controls the CPU or by a combination of the CPU and the operating system (column 10, lines 39-42); the PTE for page 0x10 can be found by simply looking at index 0x10 in the page table array. The starting address of the array itself is maintained by the operating system in such a way that it is easy to find (column 8, lines 40-44)].

As to claim 13, Schimmel teaches that passing control of the RTT to the operating system causes the operating system to maintain coherency of the RTT [a system and method for maintaining consistency between translational look-aside buffers (TLB) and page tables (abstract); one problem that confronts both TLBs and caches is maintaining consistency of data that is stored in more than one location ... Thus, the operating system updates the PTE to reflect the new physical location of the data (column 2, lines 12-25); cache consistency can be maintained between data cached in cache 416 -and data stored in main memory 810 by a variety of consistency techniques. For example, cache consistency can be maintained with an optional cache consistency directory 814 in main memory 810. Alternatively, cache consistency can be maintained by a snooping protocol implemented within cache controller 812 which snoops bus 816 for broadcast messages (column 10, lines 15-22); the operation can be performed solely by the CPU, solely by an operating system (not shown) that controls the CPU or by a combination of the CPU and the operating system (column 10, lines 39-42)].

As to claim 14, refer to "As to claim 12."

As to claim 15, refer to "As to claim 13."

As to claim 16, refer to "As to claim 12."

Application/Control Number: 10/643,758 Page 14

Art Unit: 2186

As to claim 17, refer to "As to claim 13."

Conclusion

9. Claims 1-17 are rejected as explained above.

10. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Sheng-Jen Tsai whose telephone number is 571-272-

4244. The examiner can normally be reached on 8:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Matthew Kim can be reached on 571-272-4182. The fax phone number for

the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Sheng-Jen Tsai Examiner

Art Unit 2186

July 26, 2006

PIERRE BATAILLE
PRIMARY EXAMINER

8/8/00